Aditia, T. et al. 2015. Improvement in the LDPC Error Correction Process Based on FPGA Implementation. JMECS (Journal of Measurements, Electronics, Communications, and Systems). 1, 1 (Dec. 2015), A10–17. DOI:https://doi.org/10.25124/jmecs.v1i1.1476.